

WHAT IS CLAIMED IS:

1. A circuit comprising a cascaded domino four-to-two reducer.

2. The circuit of claim 1, wherein the four-to-two reducer comprises:

a first three-to-two reducer; and

a second three-to-two reducer directly connected to the first three-to-two reducer.

3. The circuit of claim 2, wherein the circuit further comprises:

a first clock input connected to the first three-to-two reducer to receive a first clock signal; and

a second clock input connected to the second three-to-two reducer to receive a second clock signal that is delayed from the first clock signal.

4. The circuit of claim 3, wherein the delay between the first clock signal and second clock signal is approximately the delay of an inverter with a fanout of 2.

5. The circuit of claim 3, wherein the four-to-two reducer includes two set-reset latches to convert the outputs of the second three-to-two reducer to static logic.

6. The circuit of claim 3, wherein the first and second three-to-two reducer both include a symmetric carry generate gate.

1 7. The circuit of claim 6, wherein the symmetric carry generate gates have a first  
2 evaluation block of transistors and a second evaluation block of transistors, wherein  
3 the first evaluation block and second evaluation block each have the same number  
4 of transistors.

1 8. The circuit of claim 7, wherein the symmetric carry generate gates have six data  
2 inputs, and wherein the gate of each of the transistors in both the first evaluation  
3 block and the second evaluation block is connected to one of the six data inputs.

1 9. The circuit of claim 6, wherein the first evaluation block comprises a plurality of  
2 transistors connected in a parallel relationship to each other and a plurality of  
3 transistors connected in a serial relationship to each other, wherein the second  
4 evaluation block comprises a plurality of transistors connected in a parallel  
5 relationship to each other and a plurality of transistors connected in a serial  
6 relationship to each other, and wherein the second evaluation block has the same  
7 number of transistors in said parallel relationship as the first evaluation block and the  
8 same number of transistors in said serial relationship as the first evaluation block.

1 10. A circuit comprising:

2 a first differential domino three-to-two reducer having three differential inputs  
3 and two differential outputs; and

4 a second differential domino three-to-two reducer having three differential  
5 inputs and two differential outputs, wherein one of the differential inputs of the  
6 second differential three-to-two reducer is connected to a differential output of the  
7 first differential three-to-two reducer, and wherein there are no static stages between  
8 the first and second differential domino three-to-two reducers.

1 11. The circuit of claim 10, wherein the first differential domino three-to-two reducer has  
2 an input to receive a first clock signal and the second differential domino three-to-  
3 two reducer has an input to receive a different clock signal.

1 12. The circuit of claim 10, wherein the first differential three-to-two reducer comprises:  
2 a differential exclusive-OR (XOR) gate having three differential inputs and  
3 a differential output; and  
4 a differential carry generate gate having three differential inputs and a  
5 differential output.

1 13. The circuit of claim 12, wherein the three differential inputs to the carry generate gate  
2 comprise three true inputs and three compliment inputs, and wherein the Miller  
3 coupling for the true inputs is equal to the Miller coupling for the compliment inputs.

1 14. The circuit of claim 13, wherein the differential output of the carry generate gate  
2 comprises a true output and a compliment output, and wherein the output drive  
3 strength for the true output is the same as the output drive strength for the  
4 compliment output.

1 15. The circuit of claim 12, wherein the load for the true inputs to the carry generate gate  
2 is the same as the load for the compliment inputs, wherein the pull down strength for  
3 the true output is the same as the pull down strength for the complement output, and  
4 wherein the pull down strength for the true inputs is the same as the pull down  
5 strength for the complement inputs.

1 16. A circuit comprising:

2 a plurality of data inputs comprising three true inputs and three compliment  
3 inputs;

4 a differential exclusive-OR (XOR) gate having six input ports each connected  
5 to one of said plurality of data inputs; and

6 a differential carry generate gate having six input ports each connected to one  
7 of said plurality of data inputs, wherein said first differential carry generate gate  
8 comprises a precharge block, a first evaluation block connected to said three true  
9 inputs, and a second evaluation block connected to said three compliment inputs, and  
10 wherein the carry generate gate is symmetric.

1 17. The circuit of claim 16, wherein the carry generate gate includes a first transistor  
2 connected to ground to provide a path to ground.

1 18. The circuit of claim 17, wherein the first evaluation block and second evaluation  
2 block each have a plurality of transistors arranged in stacks, each stack connecting  
3 said first transistor and an output of the carry generate gate, and wherein the number  
4 of transistors in each of said stacks is the same.

1 19. The circuit of claim 18, wherein the carry generate gate has a true output and a  
2 compliment output, wherein the three true inputs comprise a first true input, a second  
3 true input, and a third true input, wherein the three compliment inputs comprise a  
4 first compliment input, a second compliment input, and a third compliment input,  
5 and wherein the first evaluation block comprises:

6 a second transistor and third transistor each having a drain connected to the  
7 first transistor and a gate connected to the first true input;

8 a fourth transistor having a drain connected to the first transistor and a gate  
9 connected to the second true input;

10 a fifth transistor having a drain connected to a source of the second transistor,  
11 a gate connected to the second true input, and a drain connected to the compliment  
12 output; and

13 a sixth transistor having a drain connected to a source of the fourth transistor,  
14 a gate connected to the third true input, and a source connected to the compliment  
15 output.

1 20. The circuit of claim 19, further comprising:

2 a seventh transistor and eighth transistor each having a drain connected to the  
3 first transistor and a gate connected to the first compliment input;

4 a ninth transistor having a drain connected to the first transistor and a gate  
5 connected to the second compliment input;

6 a tenth transistor having a drain connected to a source of the seventh  
7 transistor, a gate connected to the second compliment input, and a drain connected  
8 to the true output; and

9 an eleventh transistor having a drain connected to a source of the ninth  
10 transistor, a gate connected to the third compliment input, and a source connected  
11 to the true output.

1 21. A method comprising:

2 receiving three pair of true and compliment data bits at a first differential  
3 domino three-to-two reducer;

4 output a first pair of true and compliment sum bits from the first three-to-two  
5 reducer to a second differential domino three-to-two reducer during the evaluation  
6 phase of a first clock;

7 receiving a fourth pair of true and compliment data bits at the second  
8 differential domino reducer; and

9 outputting a second pair of true and compliment sum bits and a pair of true  
10 and compliment carry output bits output during the evaluation phase of a second  
11 clock.

1 22. The method of claim 21, wherein the first pair of true and compliment sum bits are  
2 outputted directly to the second three-to-two reducer from the first three-to-two  
3 reducer.

1 23. The method of claim 22, wherein providing the first true and compliment sum bits  
2 to the second three-to-two reducer comprises:

3 outputting the first true and compliment sum bits to an exclusive-or (XOR)  
4 gate; and

5 outputting the first true and compliment sum bits to a symmetric carry  
6 generate gate.

1 24. The method of claim 21, wherein the method further comprises:

2 receiving the second true and compliment sum bits at a first latch;

3 outputting a true sum output from the first latch;

4 receiving the true and compliment carry output bits at a second latch; and

5 outputting a compliment sum output from the second latch.